

Empowering Innovation in Logic Verification




Harnessing collective wisdom across tools, processes, and people

Chilai Huang

Senior Director of R&D for Verification IP
Digital Verification Technologies

Gordon Allan

Product Manager for Verification IP
Digital Verification Technologies



Artificial Intelligence is not an end in itself but a means to achieve transformative solutions for real-world challenges.

Total Semiconductor Market and AI Semiconductor Market

In 2023 21% of semiconductor market associated with AI and grows to 73% by 2030



Source: IBS Jan 2024 Report: First Generative AI Report: Impact of Generative AI on Semiconductor Industry

Disruptive trends in the global datasphere

Reshaping computing, networking, communication, security, and applications



1^{ZB} = 1,000,000,000,000,000,000 (10²¹) = 250 billion DVDs

Global Datasphere is a measure of how much data is created, captured, replicated, and consumed each year.

Source: IDC Apr 2023 Report: Worldwide IDC Global Datasphere Forecast, 2023-2027

Macro trends in growing complexity

Reshaping computing, networking, communication, security, and applications




Sensors /
Edge Computing

Collect



5G /
Wireless

Transmit




Cloud /
Networking

Process

Edge computing trends — it's all about latency!
75% of data compute moves to the edge in the next few years



Collect




Source: Application PerformanceArticles, Digital Experience, Network Performance, Mar 24, 2022
AXIOS, AI drives explosion in edge computing, Feb 16, 2024

Hyperconnected world by 2030

44 billion devices connected to the internet by 2030, growing at a 12% CAGR



Transmit



Verification challenges includes

- Complexity of interconnections
- High data throughput
- Concurrency
- Latency and timing
- Power and security
- Scalability

- World population 8.5 billion by 2030
- 44 billion internet devices by 2030
- WiFi 6 improved performance, capacity, battery life, speed in congested areas
- 5G high speed, low latency, massive capacity
- Cyber security & resilience an issue, and AI critical to monitoring and preventing issues
- AI becomes more critical to manage, optimize, and debug networks

Source: Exploding Topics: Number of IoT Devices (2024), Feb 19, 2024

Hyperscale computing — it's all about scalability!

Cost-effectiveness, high performance, reliability and resilience, support big data



Process



Hyperscale Servers

A substantial \$187B, making up 63% of the total investment.



Hyperscale Storage

\$82B, accounting for 28% of the total investment.



Hyperscale Networking

\$32B, accounting for 11% of the total investment.



Hyperscale Software

\$20B, accounting for 7% of the total investment.



Hyperscale Services

\$4B, accounting for 1% of the total investment.

Verification challenges includes

- Immense scale
- Stringent performance
- Power requirements
- Complex concurrency
- Robust security and reliability

21.3%

U.S. Market CAGR,
2023 – 2030


Accelerated Confidence from Siemens EDA – Avery Verification IP broad portfolio

Accelerated

- First To Market AND high quality via partnerships
- Fast standard SV/UVM runs on all engines
- Supports QEMU co-simulation for HW/SW co-dev
- Sim Acceleration on emulator and prototype system

Confidence

- Tested on multiple controller designs from IP Partners
- Finds bugs in design IPs that other VIPs miss
- Future-proof Roadmap and Packaging
- Broad Portfolio: Verification IPs + Compliance Tests



Accelerated Confidence from Siemens EDA – Avery Compliance Test Suites find bugs!

Accelerated

First To Market
AND high quality
via partnerships

Fast standard
SV/UVM runs on
all engines

Supports QEMU
co-simulation for
HW/SW co-dev

Sim Acceleration
on emulator and
prototype system

Tested on multiple
controller designs
from IP Partners


Confidence

Finds bugs in
design IPs that
other VIPs miss

Future-proof
Roadmap and
Packaging

Broad Portfolio:
Verification IPs +
Compliance Tests

Build vs Buy? Rely on Avery VIP+CTS for compliance/quality, freeing up your resources




Avery Compliance Test Suites:

- Covers whole spec, not just std tests
- Constrained-random SV/UVM code
- Full test plan and coverage model
- Still finding PCIe5 bugs in IP configs
- **The industry's signoff VIP / test suite**

"you found an IP bug the IP vendor VIP did not catch – with just ONE test" – HPC customer

Chiplets and 3DIC

Moving monolithic SoCs to 3DIC and chiplet-based design



Source: WCCF Tech, TSMC Aims to Integrate Over 1 Trillion Transistors, Dec 2023

Page 11 Unrestricted | © Siemens 2024 | Siemens Digital Industries Software

SIEMENS

Chiplets and 3DIC

Moving monolithic SoCs to 3DIC and chiplet-based design

Cost-effective scaling

- Alternative to traditional Moore's Law scaling through higher integration

Enhanced performance

- Increases processing power and speed by reducing interconnect

Reduce power consumption

- Shorter interconnects reduce power loss and improve energy efficiency

Interconnect protocol challenges

- Verifying that complex interconnect protocols adhere to specification
- Verifying compatibility between different chiplets from various vendors or design team

Why do we need UClE and how do we deal with that complexity?

Moving from a simple “wire” to a complex managed die-to-die protocol “smart wire”

Building a standards-based chiplet ecosystem:

Flexible: Highly configurable Interconnect

- package, modules, protocols, flits modes

Native: built-in support for PCIe/CXL flit format


- leveraging PCIe/CXL software stack

Inclusive: other protocols over streaming mode

- Example: AXI, CHI, CXS

Expandable: retimer support

- Enable off-package electrical/optical link



UCle comes of age with the UCle 2.0 specification (August 2024)

Adds manageability architecture, debug and test support, sideband extensions, 3D PHY

UCle Manageability Architecture

- Management Transport Protocols
 - UCle Memory Access Protocol (UMAP)
 - UCle Test and Debug Protocol
 - Vendor Defined Protocol
- Management Transport Packet
- Management Capability Structure

UCle Debug and Test (DFx) Architecture

- Utilizes Manageability Infrastructure

X8 Standard Package Support

Sideband Feature Extensions (SBFE)

- Sideband-only (SO) Port
- Sideband Performant Mode Operation (PMO)

UCle-3D PHY

*Our statement of support in the UCle2.0 launch on Aug 6 2024:
“Building on our leadership in chiplets technology and
With our UCle2.0 Verification IP and Compliance Test Suite solutions, Siemens continues its UCle design verification leadership.”*

And because version 2.0 of the UCle standard incorporates advances that support mainstream design for test (DFT) practices, it paves the way for next-generation products capable of fully leveraging Siemens’ industry-leading Tessent software.”

Mike Ellow, CEO of Silicon Systems for Siemens EDA

Software defines and differentiates successful products

Development & validation must start as early as possible


Software Key Component of Chip Architecture

- Increasing transistor count
- Rise in workload-optimized chips
- High mask and fab costs; first silicon success is crucial


Software Dominates Costs

- Software is a key differentiator
- Delays in software readiness are costly
- Essential for silicon sales

Chiplets and 3DIC
Moving monolithic SoCs to 3DIC and chiplet-based design



Design complexity driving cost!
Average cost for advanced design




Accelerated Confidence from Siemens EDA – Software stimulus and early FW dev

Accelerated

Confidence

- First To Market AND high quality via partnerships
- Fast standard SV/UVM runs on all engines
- Supports QEMU co-simulation for HW/SW co-dev
- Sim Acceleration on emulator and prototype system
- Tested on multiple controller designs from IP Partners
- Finds bugs in design IPs that other VIPs miss
- Future-proof Roadmap and Packaging
- Broad Portfolio: Verification IPs + Compliance Tests

Virtual In-Circuit Simulation + QEMU – seamless shift from Sequences to Software, Accelerate HW/SW signoff




Accelerated Confidence from Avery Verification IP

Accelerated

- First To Market AND high quality via partnerships
- Fast standard SV/UVM runs on all engines
- Supports QEMU co-simulation for HW/SW co-dev
- Sim Acceleration on emulator and prototype system
- Tested and proven from

- QEMU and Arm Fast Models based Virtual Platform with TLM2 remote i/f
- Uses Avery SV/UVM VIP, remote Virtual Device I/F Proxies, VIP debug
- Supports hybrid virtual prototype modelling and HLS flows to RTL
- Multi-host and multi-embedded platform configurations
- No SV/UVM testbenches changes except adding VICS plug-in
- Enhanced HW-SW co-debug controls both SW and sim environments



What EDA is doing to help? proFPGA prototyping plus Avery Speed Adapters

Advanced protocol Speed Adapters quality


- Veloce proFPGA is the prototyping reference platform for validation
 - Guarantees quality, performance and full compatibility
 - Easy access to proFPGA prototyping HW & SW platform
 - proFPGA modularity and flexibility allows to mimic customers' proFPGA setup
 - Large set of extension boards available with proFPGA
 - Automated, timing driven VPS user' software flow to synthesize and compile the design

Consolidated roadmap and vision for the future

- Timely availability of protocol speed adapters with proFPGA
- Alignment to customers' requirements: platform, extension boards and protocols

Huge AI chip design growth – Why now?

Test scores of AI systems on various capabilities relative to human performance



Data Source: Kiela et al. (2023) – with minor processing by Our World in Data

What EDA is doing to help? Siemens Approach to Data and ML Innovation

Building on the strength of the larger Siemens organization

Collaboration

Partners

- Earlier Adopter Customers
- Access to Real Project Datasets
- Introducing Early Requirements

Siemens EDA

- IC and EDA Division Experts
- Open Source & Real Project Lifecycle Data
- AI and Data Science Central Group

Siemens Technology

- 1400+ AI Experts & 3700+ AI Patents
- Creating Verification Knowledge Graph
- Research on EDA AI Approaches



Data



EDA Expertise



AI Expertise

What EDA is doing to help? Investing in future AI scale-up and scale-out Protocols

Some protocol examples:

NVIDIA NVLink and NVLink-C2C

NVIDIA solutions for scaling IO within server

- Enable high-speed, collective operations
- C2C Supports CHI and CXL layers
- Opportunity for custom VIP / partnership
- Opportunity for expert services business

Ultra Ethernet (UEC/UET)

Keeping up with throughput and latency needs of AI clusters

Ultra Ethernet Transport (UET) replaces RoCE, provides:

- Multipath, packet spraying, flexible delivery order, new congestion control, telemetry, efficient security built-in
- Larger scale, stability, and reliability

Infiniband

Legacy high performance network solution

- Competing with multi-GB ethernet
- Less well served with Verification IP
- Customer interest continues
- Need more industry / partner data

Ultra Accelerator Link (UALink)

Scale-up connect between AI accelerators and switches:

Open Industry Standard Interface for Enabling High-performance, Low-latency Communications Interconnect for Next-generation AI Accelerators in Data Centers
Newly forming consortium

AI Maximising Verification Productivity

Faster Engines, Faster Engineers and Fewer Workloads



UVM and PSS Generation
Documentation Exploration
Assertion Generation



Bad Commit Prediction
Failure Signature Prediction
Root Cause Prediction



Failure Prediction
Smoke-test Prediction
Schedule Prediction

Smart
Debug

Smart
Regression



Smart
Engines

Smart
Analysis




Coverage Acceleration
Progressive Performance
Coverage Optimization



Pattern Analysis
Cross Hole Analysis
CDC/RDC Assist

Questa AI Powered Smart Verification

Product	Technology	AI Value Observed
VIQ Coverage Analyzer	Pattern & Cross Hole Analysis	3x reduction in coverage closure time
CDC/RDC	CDC/RDC Assist	90% reduction in crossing violations
VIQ Regression IQ	Failure Prediction	100x faster to find first failure and 2x faster to find last failure
	Smoke Test Prediction	10x reduction in smoke test regression time
VIQ Debug IQ	Bad Commit Prediction	2x reduction to find and confirm bad check-ins
	Signature Prediction	30% reduction in overall debug time
Questa Sim	Coverage Acceleration	100x faster time to coverage closure with 500x fewer tests



Summary

Harnessing Collective Wisdom Across Tools, Processes, and People

AI is a means to achieve transformation, not an end in itself

- Natural language is not suitable for complex design description
- Generative model need to be enhanced to handle long sequences and relationship of those tokens
- Specific agents should be built to have domain specific knowledges

Macro Trends


- Semiconductor transformation
- Data explosion changing everything
- Movement to Software Defined Products
- Decline in engineering talent demands smarter verification
- Sustainable solutions is no longer an option

The need for Accelerated Confidence

- Complex 3DIC verification, enabling Software co-simulation, effective prototyping acceleration

Verification is Fundamentally a Data Problem

A survey of published research



Survey of Machine Learning (ML) in Functional Verification (FV)

Dan Yu, Harry Foster, Tom Fitzpatrick
Siemens EDA

2023 7th IEEE/ACM Test Symposium (Test) - 10-13 October 2023

SIEMENS

DVCon US 2023 Paper



DVCon US 2024 Paper



Source: D. Yu, H. Foster, T. Fitzpatrick, "A survey of machine learning applications in functional verification," DVCon US 2023

Source: D. Yu, et al., "Large Language Model for Verification: A Review and Its Application in Data Augmentation" DVCon US 2024

2024
DESIGN AND VERIFICATION
DVCOn
CONFERENCE AND EXHIBITION
UNITED STATES
SAN JOSE, CA, USA
MARCH 4-7, 2024

Large Language Model for Verification: A Review and Its Application in Data Augmentation

Dan Yu, Eman El Mandouh, Waseem Raslan, Harry Foster, Tom Fitzpatrick - Siemens Industry Software Inc.

SIEMENS

accelera

Contact

Published by Siemens DISW

Chilai Huang

Senior Director, Siemens EDA Design Verification Technologies

E-mail chilai.huang@siemens.com