

# Solving Memory Configurations Challenge with SVRAND Verification Flow

Kaushal Vala, Krunal Kapadiya, Joseph Bauer, Shyam Sharma Cadence Design Systems



cādence°

# Agenda

- Challenge
- Evolved Solution
- Real Memory Part Configurability
- eMemory Parts Compliance Checklist
- Comparison of Flows
- Relational Database to SV Constraint
- SVRAND Flow
- Competitive Advantage
- Innovative Memory Technology
- Questions





# Challenge

Missing

- Protocol Compatibility to Thousands of Parts
  - https://ememory.cadence.com


(	Query <mark>v</mark>	endor=JEI	DEC;class=DDR5 DIM	M 3DS,DDR5 DIMM;		Search
						23049 results (truncated to 1000)
	Add	Vendo	r 🔺 Class	Configuration	Part Number	
		JEDEC	DDR5DIMM		JEDEC-DDR5LRDIMM-128GBYTE-1R-X4-3200AN	
		JEDEC	DDR5DIMM		JEDEC-DDR5LRDIMM-128GBYTE-1R-X4-3200B	
		JEDEC	DDR5DIMM		JEDEC-DDR5LRDIMM-128GBYTE-1R-X4-3200BN	
MAINTANENCE				2	3049 resu	<mark>ults</mark>
COVERAGE 15 Speeds X 5 Densities X 5 Stack heights [1,2,4,8,16 H] X Missing 2 DIMM Widths [72/80 bits] X 4 DIMM Types [U/R/LR/MF						





#### **Evolved Solution**

- Protocol Compatibility to Parts
  - <u>https://ememory.cadence.com/pn/jedec\_ddr5dimm\_svrand</u>






2024/9/10



# Real Memory Part Configurability

- SoC memory slot configurable to any real memory part
   [HLP x Param]
  - Fast, full hierarchy, even distribution resolution
  - Easy application scoping to supported speeds, sizes, types, etc.
- All eMemory parts in one class: Native SystemVerilog Constraint set
  - · Resolves to real parts only
  - All parameters, value sets, interdependencies, and hierarchy







# eMemory Parts Compliance Checklist

- Compliance compatibility Verifiable to latest eMemory part sets
  - Coverage
    - Memory parts and high-level
       parameter checklist
  - Comprehensive
    - Daily maintained and updated notifications
    - eMemory hosted
  - Validated
    - Validated eMemory match
    - All resolved configuration combination


JEDEC-DDR5LRDIMM-128GBYTE-1R-X4-3200AN JEDEC-DDR5LRDIMM-128GBYTE-1R-X4-3200B JEDEC-DDR5LRDIMM-128GBYTE-1R-X4-3200BN JEDEC-DDR5LRDIMM-128GBYTE-1R-X4-3200C







#### **Comparison of Flows**





2024/9/10



## **Relational Database to SV Constraint**

- Relational metadata: .yaml file
  - Timing parameter
  - Timing value
  - High-level parameters: speed and width
- SV constraint equivalent: .sv file
  - Solve order constraints
  - Valid value set constraints
  - Legal implication constraints

#### YAML Metadata

8 ns:	
0 115:	
alaan (,,,,,)	Ps these I those
9 ns:	
	Ps these I those

#### SV Constraints

• •

constraint C\_tfaw\_valid { tfaw inside { 8, 9, .. }; }
constraint C\_tfaw\_legal\_\_rate\_width1 {
 ( ( rate == 7600 ) && ( width == 8 )) -> ( tfaw == 8 );
}
.. Similarly for other values ..





## **SVRAND Flow: Specific Part Selection**

- Using constrain all high-level parameters
  - Input: DIMM selection randomized on all high-level parameters



• Output: Resolves single DIMM part

partNumber = jedec\_ddr5lrdimm\_128gbyte\_2r\_x4\_3200an EXISTS





# **Competitive Advantage**

- Proven 'SVRAND = eMemory'
- All parts eMemory matched and sim-validated with model
- Effective, optimized, native, user-friendly way to verify thousands of valid configurations
- Overall configuration tasks cut by 30%
- Simplified maintenance for EDA provider and SoC developer
- Part compatibility coverage closure measured
- Widely adopted in industry





# **Innovative Memory Technology**

- Differentiated!
  - Closure with speed, flexibility, confidence
- Deployed!
  - Top tier customers
  - Memory subsystem types
  - Transforms/applications
- Praises!
  - "Shorted configuration tasks"
  - "Glad to have SVRAND"
  - "Old fashioned method really hard"
  - "Super easy integration!!"
  - "I like the random config"





#### Questions



