



AutoDV: Boost SoC Verification by Automatic Environment Construction

Robert / Chi-Kang Chen
CEO@TESDA, Sep. 11, 2024



Who Are TESDA

- An innovative startup focused on SoC DV automation.
- Board of Directors and Advisory Committees



Dr. Kurt Huang
Chairman



Robert Chen
Board Member
and CEO



David Wang
Board Member and Adviser
Senior VP, GPU Technologies
and Engineering



Prof. Shi-Yu Huang
Research Adviser
Director General,
STPI, NAR Labs




Terry Tsao
Marketing Adviser
Global CMO &
President of Taiwan, SEMI






Where Are TESDA



Incubation Center@ITRI
3rd to 5th floor, Building 53

SoC Verification Challenges



Quantity issue:


- So many possible Subsystem
- So many possible Concurrency

S

	IP 1	IP 2	...	IP N
IP 1	X	0		0
IP 2	0	0		0
...				
IP N	0	X		X

M

SoC Verification Challenges



SoC is composed by IP

Quality Issue:


- So many Domain Knowhow required
- So many IP/Bus/NoC configuration possibility

SoC Verification Challenges

For each Test Bench and corresponding Testcases...


Environment Issue:

- So many different simulator
- So many different emulator
- So many different FPGA




Observations

Many silicon IPs are commodity/reused.




Subsystem composed by silicon IPs is a fixed signal link




Key Idea

Elaborate every subsystems within a SoC

Build TB and TC for Construct



Knowledge Encapsulation



- Encapsulate and reuse knowledge via proprietary **Verifier library**

Before: 7 weeks ~ 7 months

After: 2 days ~ 2 weeks

Before: 80~120 man-month

After: 8~12 man-months

Boosting Verification Efficiency

AutoDV


1. Import

2. Attach and Config

3. Export

SoC Design


Verifier (Configurable Sub-system Testbench)



Ready for Simulation/Emulation/FPGA Environment

WHY WE DO ALL THIS

- SoC is getting more and more complex





Welcome to our Booth

THANK YOU