2025 DESIGN AND VERIFICATION™ DVCON CONFERENCE AND EXHIBITION TAIWAN

Fast IP/SoC Test Generation with SystemVIPs and Test Suite Synthesis

Andy Stein
Breker Verification Systems

BREKER™

accellera SYSTEMS INITIATIVE

Explosive Challenge of Verification

Largest Functional Verification Challenge



Source: Wilson Research 2020

Project Resource Deployment



Test development drives debug

Complex tests hard to get right

Can we solve this issue through automation, abstraction & reuse?

Test Suite Synthesis… Analogous to Logic Synthesis

Design Synthesis



Constrain



Timing/Area Constraints

Synthesize



Optimize



Describe intent / Specify goals / Generate implementation / Map to platform

Test Suite Synthesis



Constrain



Coverage Constraints

Synthesize



Optimize

Breker Test Suite Synthesis

Amplifying SystemVIP Solutions

- SystemVIP pre-packaged, automated, self-checking scenario verification with broad test content range
- Test Suite Synthesis drives high-coverage, corner-case bug hunting, concurrent torture testing, and cross-coverage test combinations
- Fully portable through verification process, easily extendable and configurable integration, includes debug and coverage analysis



Breker SystemVIP Library & Solutions



Leading SystemVIP Library Components

- ***Cache-System Coherency*** verifies cache and system-level coherency in a multiprocessor SoC
- ***Arm SoCReady*** testing for typical bugs across Arm SoCs, particularly given latest Arm architectures
- ***RISC-V SoCReady*** Ensuring RISC-V SoCs are compliant and operate correctly with cores from varies sources
- ***RISC-V CoreAssurance*** provides fast, pre-packaged tests for RISC-V Core and SoC integrity issues

Other SystemVIP-Based Automated Solutions

- ***Early Firmware Validation*** testing firmware in parallel to IP & Core
- ***Automotive ISO 26262 Safety*** for Systematic, Random and STL test sets
- ***System End-to-End Testing*** SystemUVM for scaling PSS IP tests to sub-systems and SoC
- The ***Power Management*** automates power domain switching verification
- The ***Security*** automates testing of hardware access rules for HRoT fabrics
- The ***Networking & Interface*** automates packet generation, CXL, UCIe interface tests

RISC-V SoC Integrity Verification

Suggested RISC-V verification "stack"





RISC-V SoC Verification Functionality

Random Memory Tests	Test Cores/Fabrics/Memory controllers across DDR, OCRAM, FLASH, etc.
Random Register Tests	Read/write test to all uncore registers
System Interrupts	Randomized interrupts through CLINT
Multi-core Execution	Concurrent operations on fabric and memory
Memory Ordering	For weakly order memory protocols
Atomic Operation	Across all memory types
System Coherency	Cover all cache transitions, evictions, snoops
System Paging/IOMMU	System memory virtualization
System Security	Register and Memory protection across system
Power Management	System wide sleep/wakeup and voltage/freq scaling
Packet Generation	Generating networking packets for I/O testing
Interface Testing	Analyzing coherent interfaces including CXL & UCIe
SoC Profiling	Layering concurrent tests to check operation under stress
Firmware-First	Executing SW on block or sub-system without processor

RISC-V Core Verification Functionality

Random Instructions	Do instructions yield correct results
Register/Register Hazards	Pipeline perturbations dues to register conflicts
Load/Store Integrity	Memory conflict patterns
Conditionals and Branches	Pipeline perturbations from synchronous PC change
Exceptions	Jumping to and returning from ISR
Asynchronous Interrupts	Pipeline perturbations from asynchronous PC change
Privilege Level Switching	Context switching
Core Security	Register and Memory protection by privilege level
Core Paging/MMU	Memory virtualization and TLB operation
Sleep/Wakeup	State retention across WFI
Voltage/Freq Scaling	Operation at different clock ratios
Core Coherency	Caches, evictions and snoops



Arm SoC Integrity Verification

"Latest Arm Cortex Processors and v9 architecture has introduced a number of complex issues that require extended SoC level verification."
Leading Arm/Breker customer

Arm SoC Integrity Functionality

Random Memory Tests	Test Cores/Fabrics/Memory controllers across DDR, OCRAM, FLASH, etc.
Random Register Tests	Read/write test to all uncore registers
System Interrupts	Randomized interrupts through CLINT
Multi-core Execution	Concurrent operations on fabric and memory
Memory Ordering	For weakly order memory protocols
Atomic Operation	Across all memory types
System Coherency	Cover all cache transitions, evictions, snoops
System Paging/IOMMU	System memory virtualization
System Security	Register and Memory protection across system
Power Management	System wide sleep/wakeup and voltage/freq scaling
Packet Generation	Generating networking packets for I/O testing
Interface Testing	Analyzing coherent interfaces including CXL & UCIe
SoC Profiling	Layering concurrent tests to check operation under stress
Firmware-First	Executing SW on block or sub-system without processor

System Coherency: High Coverage and Bug Hunting

- Automated, configurable coherency tests for broad range of complex scenarios
- Proprietary and public algorithms to maximize coverage and corner case detection
- Operates from IP to system to post silicon, in use at leading semiconductor companies



N Transition Sequences

Concurrent Scenario Test Case



N Transition Scenarios



Schedule Memory
Interleave & Pack
Resolve Dependencies

- Cache State Transitions
- Snoop / Probe Sources
- Cache Line Sharing Cases
- Capacity Eviction Cases
- Load/Store Operation Size
- False Sharing Cases
- Crossing Cache Line Boundaries
- Memory Ordering Tests
- Concurrent Scenarios
- Multiple Memory Regions

Leveraging AI Planning Algorithms

Constrained Random Generation
UVM SV & other PSS tools



Design black box, shotgun tests to search for key state
Low probability of finding complex bug

AI Planning Algorithm
Breker Test Suite Synthesis



Starts with key state and intelligently works backward through space
Deep sequential, optimized test discovers complex corner-cases

IBM

White Paper Discussing AI Planning Algorithm Test Generation on Breker Website

Manual Spec to Verification Model AI

- Can we leverage AI to read a manual specification and generate a verification plan and abstract graph model?
- New research program for Breker
- Starting to show positive results

TrekAssist Program

Spec to Plan to Graph AI



Typical Results

- Broadcom case study
- Complex cell phone SoC
- UVM/C tests augmented existing UVM testbench



Metric	Manual	Synthesis	Improvement
Test Authoring Time	2.5 months	2 weeks	5X
Unique, High-Impact Tests Generated	<500	>10,000	20X
Coverage Gap (100% - Coverage)	11%	3%	4X

Accelerated, High Coverage Test Content

Breker SystemVIP: High Coverage and Bug Hunting

Recent examples of bugs discovered in real designs

- RISC-V spec misunderstanding between core vendor and user
- Coherent Mesh Network (CMN) programming issues
- Misconfigured ARM CMN pin to enable coherent traffic
- DDR model unable to handle AXI "wrap" transactions.
- Common cache line access reveals deadlock
- Custom instruction bugs discovered by stress tests
- Results mismatch with ultrawide address strides
- Incorrect exception for guest virtual address[63:38] = 0x1ffffff
- Bad mcause value for guest physical address[63:31] != 0x0

SystemVIP Test Suite Synthesis Coverage Comparison

Typical directed coherency coverage



… vs. Breker automated coherency tests



Test Reuse and Portability Driving Verification Efficiency



Thanks for Listening!
Any Questions?