Title: The RTL-Level SDC Timing Exception Verification

Speaker: ChienLin Huang, MediaTek

This session will be presented in Mandarin

Through the combination of formal and simulation, a very powerful means of SDC verification at the RTL stage allows us to significantly reduce the risk of SDC bugs within limited time and manpower.